TLM in OVM for SystemVerilog

Explains how Transaction Level Modeling techniques are used to communicate between components in OVM, the Open Verification Environment

[@sivaj8252]

very neatly explained about OVM PORT and EXPORT.

[@JamalNIQUE]

thanks a lot