Average memory access time of Cache memory

Please subscribe my channel using gmail or hotmail or any other email id, don't subscribe it using your university/college email id. because it will not count.
Question: Suppose that in 1000 memory references there are 40 misses in L1 cache and 10 misses in L2 cache. If the miss penalty of L2 is 200 clock cycles, hit time of L1 is 1 clock cycle, and hit time of L2 is 15 clock cycles, Find the average memory access time?
Other videos ( specially for Computer system architecture Course)
Consider a small direct-mapped cache with 128 Byte cache, 12-bit address, and 32 Byte blocks are initially. Find the map addresses to cache blocks and indicate whether hit or miss for the following memory referenced addresses?
• Easy and simple way to...
Addresses are 0x070, 0x080, 0x068, 0x190, 0x178, 0x08C, 0xF00
Consider a small direct map cache with 32 blocks where the cache is initially empty. Block size is 16 Bytes. The following memory are referred 0x3E8, 0x3EC,0x3F0, 0x3F4, 0x9F8 and 0x9FC. Design the map addresses to cache blocks and indicate whether hit or miss.
studio.czcams.com/users/videopO_n...
Computer Architecture: Pipeline and Non pipeline Comparision Problem
• Computer Architecture:...
Pipelining Example with solution
A 4-stage pipeline has stage delays of 150, 120, 160, and 140 nanoseconds respectively. Registers that are used between the stages have a delay of 5 nanoseconds each. Assuming a constant clocking rate, how much total time is required to process 1000 data items on this pipeline.
• 4 Stage Pipeline Quest...
Other videos
Learn how to Draw State Transition Diagram by using State Transition Table: Digital Logic
• Learn how to Draw Stat...
Mantissa and exponent of 5 representing in Binary floating-point
• 5 Represented In Binar...
Binary Multiplication
• How To Multiply Binary...

[@pseudohawk1656]

Thanks

[@digitekkeys2024]

🙏