JFET: Construction and Working Explained

Sdílet
Vložit
  • čas přidán 27. 07. 2024
  • In this video, the construction and working of n-channel JFET and p-channel JFET are explained.
    By watching this video, you will learn the following topics:
    1:01 Construction of n-channel JFET
    2:25 Working of n-channel JFET
    6:01 Output characteristics (Drain curves) of n-channel JFET
    11:07 Different regions of operation of JFET
    13:07 p-channel JFET
    14:44 Symbols of n-channel and p-channel JFET
    JFET (Junction Field Effect Transistor) :
    The junction field Effect Transistor (JFET) is used in a wide range of applications. It is a three terminal device. (The 3 terminals are Gate, Drain, and Source)
    JFET can be classified as either n-channel JFET or p-channel JFET.
    n-channel JFET:
    In the n-channel JFET, the channel is made up of n-type semiconductor material and two small p-type regions are formed near the channel.
    p-channel JFET:
    In the p-channel JFET, the channel is made up of p-type semiconductor material and two small n-type regions are formed near the channel.
    In this video, the construction and working of JFET are explained by taking the example of n-channel JFET. And at the latter part of the video, the output characteristics (Drain curves) and the different region of operation of JFET is also discussed.
    Different regions of operation of JFET:
    1) Ohmic region
    2) Saturation Region
    3) Cut-off Region
    4) Breakdown Region
    This video will be helpful to all students of science and engineering in understanding the construction and working of JFET.
    #JFET
    #JFETWorking
    #NchannelJFET
    #PchannelJFET
    Follow me on CZcams:
    / allaboutelectronics
    Follow me on Facebook:
    / allaboutelecronics
    Follow me on Instagram:
    / all_about.electronics
    Music Credit:
    www.bensound.com/
  • Věda a technologie

Komentáře • 203

  • @ALLABOUTELECTRONICS
    @ALLABOUTELECTRONICS  Před 5 lety +73

    The timestamps for the different topics covered in the video:
    1:01 Construction of n-channel JFET
    2:25 Working of n-channel JFET
    6:01 Output characteristics (Drain curves) of n-channel JFET
    11:07 Different regions of operation of JFET
    13:07 p-channel JFET
    14:44 Symbols of n-channel and p-channel JFET

    • @rohitnachnekar8900
      @rohitnachnekar8900 Před 4 lety +2

      Nice explanation in video as well as sequential informed in comment as well ....Thank u...😇😇👍

    • @shayanshayan8741
      @shayanshayan8741 Před 3 lety +1

      Please give short note in page so we can study easily

    • @kumarreddy1636
      @kumarreddy1636 Před 3 lety

      Give notes it may be good

    • @reycassius6944
      @reycassius6944 Před 2 lety

      you all prolly dont give a shit but does someone know of a tool to get back into an Instagram account?
      I somehow forgot my password. I would love any tips you can offer me

    • @louiejayce6691
      @louiejayce6691 Před 2 lety

      @Rey Cassius instablaster ;)

  • @respect_ssm
    @respect_ssm Před 6 dny +3

    The main thing is this channel still giving heart after 5 years ❤

  • @Anshika17vlogs
    @Anshika17vlogs Před 4 měsíci +84

    Tomorrow is my sem exam and today I am watching........

  • @shreyasjoshi7796
    @shreyasjoshi7796 Před 3 lety +10

    Your teaching is really great! The main thing I like about your videos is the color theme! The color theme is really well thought and really makes you stand out! Thank you soo much sir!

  • @ananyasatpathy7694
    @ananyasatpathy7694 Před 5 lety +33

    your lectures are so good,easy to understand,covers all the basics concepts as well as important points that i doubt one could find a better channel for electronics than this. i always feel like I'm in class while watching your lectures. Thanks a lot sir !

  • @andreapresutti1829
    @andreapresutti1829 Před 5 lety +1

    this is one of , if not the clearest explaination of a jfet i've come across

  • @rajkamaldey6168
    @rajkamaldey6168 Před 4 lety +30

    nice video!!!
    at pinch off voltage, 2 depletion region nearly touch each other, but don't touch it due to electro-static repulsion...

  • @pavankumarbandaru1102
    @pavankumarbandaru1102 Před 4 lety +7

    This channel gives the crct explanation on all the theories and concpets...gives much clarity on the subject..tq for this channel members...available the more and more videos on differnet concepts with different expalnations

  • @anubhavprakash8150
    @anubhavprakash8150 Před 3 lety +76

    amazing lecture. even better than my prof at IITM

  • @jariabbas3164
    @jariabbas3164 Před 4 lety +4

    Sir No words for you .... You are great... Thanks a lot... It helped me to understand my project related to JFET.

  • @wire7
    @wire7 Před 5 lety +10

    I used it in my circuits on my channel. Thank you for sharing!

  • @UP13Dreams
    @UP13Dreams Před 6 měsíci +2

    Dhanyawad sir bhut accha padhaya apne

  • @poojashah6183
    @poojashah6183 Před 5 lety +6

    The way of explaination is awesome sir👍

  • @NotKarthik
    @NotKarthik Před 3 lety +5

    You're very very better than my teacher sir ❤❤❤ Clear and clear explanation 🤩🤩

  • @elenitza5209
    @elenitza5209 Před 7 měsíci +1

    Simple yet very easy to understand. Bravo sir ! You did gr8 😊

  • @mohammedabrarnalatwad
    @mohammedabrarnalatwad Před 4 lety +4

    Thankyou sir, you literally saved my 15 marks, may god bless you sir❤🙏

  • @prasaddamale5984
    @prasaddamale5984 Před 2 lety

    You have helped me a lot for electronics. Thank you so much.

  • @padmanabhank2185
    @padmanabhank2185 Před 3 lety +3

    excellent work bro. thank bro for not displaying ads.

  • @aashwinsharma1859
    @aashwinsharma1859 Před 3 lety

    Great explanation. Cleared my doubts. 🙏

  • @halilurrahman8685
    @halilurrahman8685 Před 5 lety +2

    Very very thanks bro it's awesome to understand😁

  • @deepakjha7189
    @deepakjha7189 Před 5 lety +37

    Clear explanation

  • @srinijabhogoju9033
    @srinijabhogoju9033 Před 4 lety +1

    Wonder job sir...👍. It is very well explained. Thanks for your work sir.

  • @bhuvanarajesh6789
    @bhuvanarajesh6789 Před 3 lety

    Awesome sir🙏🙏👏👏👏 ............may god bless u ........ thanks for sharing your knowledge to us 😊🙏🙏

  • @RNCSSrashtiSachinNagvekar

    Best explanation!!Thank you very much sir

  • @anshulthakur2197
    @anshulthakur2197 Před 4 lety

    awesome explanation ,thanks and keep it up bro.

  • @vigneshkumarbe8258
    @vigneshkumarbe8258 Před 2 lety +1

    excellent explanation makes the topic clear ..

  • @ondadevapor
    @ondadevapor Před 2 lety

    Thank you a lot. Very clear explanation

  • @ronakpatel8185
    @ronakpatel8185 Před rokem +1

    Thanks for creating such types of lecture

  • @priyanshugupta5198
    @priyanshugupta5198 Před 2 lety +1

    You are doing Very good job🔥

  • @AdityaTyagiYT
    @AdityaTyagiYT Před 3 lety +2

    your videos will make us pass in end semester exams .

  • @Karthikreddy9041
    @Karthikreddy9041 Před rokem +1

    Excellent lecture sir..
    Keep uploading more videos regarding Electronics..

  • @nandinihegde2016
    @nandinihegde2016 Před 3 lety

    Every video of yours is really helpful and really easy to understand.

  • @bakkaabhilash5393
    @bakkaabhilash5393 Před 3 lety

    Very nice and cool explanation.

  • @NatureLover-oq6uc
    @NatureLover-oq6uc Před 3 lety +2

    I would personally suggest that this is the bestest video on youtube for explaining the concept of JFET.....really impressed brohh...

  • @049.halkudevaishnavi4
    @049.halkudevaishnavi4 Před 3 lety

    Kya explained sir.super .keey it up .may god bless you.

  • @gaurisharma2120
    @gaurisharma2120 Před 5 lety

    Very nice video.thank you...

  • @krishnatejus2388
    @krishnatejus2388 Před 4 lety

    thank you.... very helpful

  • @AathiswaranS-ik1sq
    @AathiswaranS-ik1sq Před 2 měsíci

    Very good explanation ❤

  • @ruthikamatta7387
    @ruthikamatta7387 Před 4 lety +1

    Clear explanation tnk u

  • @mayurshah9131
    @mayurshah9131 Před 5 lety +4

    Very good 👍

  • @user-el4lw6pm3y
    @user-el4lw6pm3y Před 2 lety

    谢谢,很好的解释!

  • @rajubasham517
    @rajubasham517 Před rokem +1

    Very good explanation sir thank you sir🙏🙏

  • @saichintu5271
    @saichintu5271 Před 5 lety +5

    Nice useful for ...E.E.T..students

  • @MdKhadeerPasha-wf6lk
    @MdKhadeerPasha-wf6lk Před 3 lety +1

    Excellent explain sir .
    I'm first year ece 2021 corona batch
    So classes are running online I didn't understand online classes so I'm came here

  • @kumarsamaksha7207
    @kumarsamaksha7207 Před 5 lety +2

    thanks you are awesome

  • @akshatas1229
    @akshatas1229 Před 4 lety

    good explanation thank you

  • @ranjithmrockstar5278
    @ranjithmrockstar5278 Před 3 lety

    Tq you giving an information for the jfet.

  • @zaheersidik3313
    @zaheersidik3313 Před rokem

    Thank you so much!

  • @mathematics690
    @mathematics690 Před 4 lety +1

    Sir u r great......

  • @uzafir
    @uzafir Před 4 lety +1

    Love you!

  • @khanhhuyen8630
    @khanhhuyen8630 Před 2 lety +1

    thanks a lotttt, make sense :3

  • @manisharya2138
    @manisharya2138 Před 3 lety

    Awesome explain👍

  • @pushpendrapatel1789
    @pushpendrapatel1789 Před 2 lety

    very clear explanation

  • @btech_Algorithm
    @btech_Algorithm Před rokem +1

    Best video ever for next day exam 😅

  • @vaish...i212
    @vaish...i212 Před 4 lety

    Thank you sir 😊

  • @mohammedamansha6052
    @mohammedamansha6052 Před rokem +2

    I have my sem exam tomorrow and i am learning now

  • @diveruzumaki5556
    @diveruzumaki5556 Před 4 lety

    thanks a lot!

  • @premarpan5654
    @premarpan5654 Před 2 lety

    Super explanation sir

  • @tanmaynagwekar8080
    @tanmaynagwekar8080 Před rokem +3

    What software do you use to design these circuits? Thanks

  • @lukesequeiravaz5453
    @lukesequeiravaz5453 Před 3 lety

    Thank you so much

  • @shakilmosharrof_1994
    @shakilmosharrof_1994 Před 3 lety

    Thanks to indian teacher who made these soo simple

  • @manusudha4269
    @manusudha4269 Před 2 lety

    Sir , there is a confusion for me , please be kind enough to see the Motorola data sheet for BFW 10 JFET . Are the pin outs labeled correctly? (Pin 2 with the arrow head is labeled as drain). Your reply is much appreciated.

  • @jitendradas3776
    @jitendradas3776 Před 2 lety

    Thank you so much sir

  • @mohanawasthi7045
    @mohanawasthi7045 Před 2 lety

    Great sir thanks a lot

  • @rekhavenkateswarlu3410

    Nice explanation sir

  • @aljans4405
    @aljans4405 Před rokem +1

    Amazing lecture better than MIT

  • @vandanapunamruthasai2224

    JFET video is very useful

  • @Gman513
    @Gman513 Před 2 lety +2

    @12:10 You had put that when Vgs is greater than or equal to Vp the device has 0 drain current. I think you had meant to type when Vgs is less than or equal to Vp, the device has 0 drain current and is in the cut off region

  • @user-td8xg5yp8w
    @user-td8xg5yp8w Před 8 měsíci

    Really Amazing video but please also provide notes it would be really helpful for students

  • @GauravGupta-pb8mk
    @GauravGupta-pb8mk Před 4 lety

    Thank you sir

  • @renusahani1714
    @renusahani1714 Před 4 lety

    Thank you.....

  • @user-by1tc1ck6i
    @user-by1tc1ck6i Před 25 dny

    Tomorrow is my semester sir thank you 😅

  • @bloggersayan
    @bloggersayan Před 5 lety +4

    Simple, complete narration of topic.
    I am a Master degree student.
    What happened if one reversed the polarity of V (ds)?

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Před 5 lety +6

      In some JFET, drain and source terminals are symmetrical. So, if you interchange them it will work fine. (only the direction of current changes accordingly). But it's not allowed in all JFETs I think. Theoretically, it should work fine.

    • @RupeshChandu1
      @RupeshChandu1 Před 4 lety

      You are copied from neso academy

  • @hashiska.5358
    @hashiska.5358 Před 4 lety +5

    i usually love your videos but i feel that different widths of depletion region, starting at 4:25, could have been explained better.

  • @sudiptadas6673
    @sudiptadas6673 Před 3 lety +1

    Clear 🎉🎉👍👍

  • @ektamore1455
    @ektamore1455 Před 2 lety +1

    Vry great sir

  • @System45230
    @System45230 Před 3 lety +1

    waah maza aa gaya
    bas marks aane chahiye

  • @akshatas1229
    @akshatas1229 Před 4 lety +1

    can we interchange source and drain terminals?? if changed what happens.

  • @burhanuddinaliasghar257
    @burhanuddinaliasghar257 Před 4 lety +1

    what if we +ve supply VGS for n channel instead of -ve supply. Will current increase??

  • @Justlook.1
    @Justlook.1 Před rokem +1

    While working of n channel,,u r telling reverse saturation voltage increases then depletion region increases. But in bjt explanation, told depletion region decreases. Plz give me clarification

  • @subhankarsaha4466
    @subhankarsaha4466 Před 5 lety

    sir make videos on analog and digital communication,

  • @factsbygirl
    @factsbygirl Před 2 lety

    🤩🤩🤩

  • @peaceofmind651
    @peaceofmind651 Před 4 lety +1

    Nice sir

  • @raaj5538
    @raaj5538 Před 5 lety +2

    can you please tell me which software you have used to write all these things. Also, the type of the stylus pen and the writing pad you have used. Please tell me. I want to buy for my research purpose..

    • @anubhavprakash8150
      @anubhavprakash8150 Před 3 lety

      You can do this using adobe illustrator, or simply ms paint. apple pen will be the best to go with

  • @TheLeontheking
    @TheLeontheking Před 3 lety +2

    The tap-water analogy is a little confusing because you have the flow in reverse in comparison to the FET.
    But you can still think of a water-analogy:
    Imagine you sitting in your bathtub, and you have a lever (gate) that controls if the water should be drained. When you
    pull the lever, the water starts going into the drain, and somewhere down the pipe there will be the "source" where it flows out again, into the canalization.
    Of course, if we choose to think of physically-correct current instead of conventional current, then the tap-analogy in this video is correct.

  • @sumankumar_phy0987
    @sumankumar_phy0987 Před rokem +1

    sir you've talked wrong about cutoff voltage, you have said both pinch off and this are same, which is not....

  • @kingofkingss
    @kingofkingss Před 8 měsíci

    but cant understand the current direction through gate side at the end for both p and n type jfets

  • @ggppdk
    @ggppdk Před 4 lety

    So JFETs (both N-Channel and P-Channel) are depletion mode only, allowing current to pass when Vgs = 0
    For N-channel (negative Vgs = -Vp , will turn current off)

  • @kavyalokesh7519
    @kavyalokesh7519 Před 5 lety +3

    Explain the working of p channel jfet with neat circuit diagram with cases..?

  • @jeetdave2336
    @jeetdave2336 Před 4 lety

    God bless

  • @deepikabirthare6622
    @deepikabirthare6622 Před 4 lety

    U said arrow indicates the direction of flow of current when pn junction is forward biased but actually it is reversed biased right? Then only depletion region is widened.

  • @jashwantsingh3907
    @jashwantsingh3907 Před 4 lety +1

    sir, should
    the DEPLETION region in the "p" channel
    should be opposite of the "n" channel?
    (in case of shape?)

  • @learnwithveer7359
    @learnwithveer7359 Před 4 lety +1

    I have a doubt if the pn junction in it is reverse biased then the depletion region decreases and it increases the width of channel present between, so the current Id must rise but it decreases as the gate is made more and more negative and the width is increased....???? So...

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Před 4 lety

      Its other way around actually. In pn junction, as the reverse bias increases, the width of the depletion region increases.

  • @25_keerthis4
    @25_keerthis4 Před 3 lety

    Thankyou

  • @learnwithveer7359
    @learnwithveer7359 Před 4 lety +1

    When Vds is more than pinch off voltage Vp then both the depletion regions touch each other so the current flow is minimum so why is it itself the maximum current through it?

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Před 4 lety +1

      The thing is, when the Vds is less, then fewer electrons are pumped into the channel (Considering n -channel). As, Vds increases, more electrons are injected into the channel. That means as we increase the voltage Vds, the current increases. But it can happen only up to pinch-off voltage. After that, the drain current gets saturated. So, that's the maximum current.
      I hope it will clear your doubt.

  • @bkshouharda6952
    @bkshouharda6952 Před 5 lety +1

    SCR video plzz

  • @stud_mechatronic_polito_22
    @stud_mechatronic_polito_22 Před měsícem

    At 9:52 I don't understand if Vgs is positive or negative at the gate :// and also it's not clear how Vgs is connected looking at the wires. Thanks.

  • @suryakantapradhan3042
    @suryakantapradhan3042 Před 4 lety

    Sir in case of n channel fet how the on junction become reverse bised on application of voltage across drain and source

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Před 4 lety

      When Vgs = 0, the gate is at ground potential. Now, when the positive voltage Vds is applied, then the top portion of the n-channel is biased with a more positive voltage. while the p-type region near the gate is still at ground potential.
      That's why PN junction is reverse biased. And as I have shown at 5:09, as we move towards the bottom, due to the voltage drop, the PN junction will be less reverse biased. But still, it remains reverse biased.
      I hope it will clear your doubt.

  • @nihargupte21
    @nihargupte21 Před 5 lety +2

    i am not clear about the Idss part, why will it be maximum and not ZERO at pinchoff? plz help here

    • @ALLABOUTELECTRONICS
      @ALLABOUTELECTRONICS  Před 5 lety +1

      As I mentioned at 8:00, at pinch-off if Id is zero, then the different potential levels which were developed across the channel will be removed. If it is removed then the reverse bias across the pn junction will be removed and if three is no reverse bias then there is no-pinch-off. I mean pinch-off condition would not occur. that's why Id won't be zero.
      I hope it will clear your doubt.

    • @nihargupte21
      @nihargupte21 Před 5 lety

      @@ALLABOUTELECTRONICS thank you sir, it surely cleared my doubt

  • @darshanam1814
    @darshanam1814 Před 4 lety +1

    Can u make video on SCR( silicon control rectifier )