07 Memory and IO Interfacing 8085 Microprocessor ies ese ugc net computer science
Vložit
- čas přidán 24. 01. 2018
- These videos are helpful for the following Examinations - GATE Computer Science, GATE Electronics and Communication, NTA UGC NET Computer Science & Applications, ISRO, DRDO, NIELIT, Placement Preparation, etc.
If you want to enroll for our courses please visit our website www.Digiimento.com or call 9821876104
You can also add me as a friend on / himanshukaushikofficial
#Call_9821876104 #GATE #NTAUGCNET
ma'm if design 64k*8 i/o interface by using 4k*8 then no. of chips=16.
plz help me.
Thanks a lot, may god bless u
Thanks a lot your lecture helped me in clearing my concepts
Exam in next 12 hours, you saved me Ma’am.
Great
You're welcome. Please subscribe to our channel if you found this helpful. Also, share with your friends!
Bhai tere lode lagne se bacha liya 😂💤
can we use remaining address lines (ie address lines which are not used for addressing memory) for some other purpose other then using it for CHIP select or can be leave them idle?
At 9:30 mam can't we just use OR gate with complement of A12??????????
Great skills .Love it
Thank you
nice one
nice teching
Mam neeche control line hoga
Thanks finally got it
thanku mam
Thanku mam
Thank you mam ❤️🙏🙏🙏🙏
Thanks ma'am
how i can get your all lecturer name
very nice description, but lost concentration @ 20:08 :D
thank u so much :)
computer science student apply in IES exam.
Make this video in hindi plz😏
not comfortable cam certain directions background board
????
shade ....not clearance.....
no clear result
Kon kon quarantine ma pdh rha hai
Me giving online exams also
.
Can anyone answer :-
What is an Interface
a) Line
b) Point
i.e.
An Interface can be considered as
a) Line
b) Point
or
For an Interface, what should be considered
a) Path
b) Location
(Line or path can be thought as wires, or railway track)
( Point or Location can be thought as a place or railway station)
.
very poor
bbb xgzg