MOCK INTERVIEW of

isit my Website to see all my offerings - himanshu-agarw...
__________
Book your mock interview - topmate.io/him...
Enroll Yourself in the placement Courses :
Analog Electronics (Part 2): Placement Course III -
himanshuagarwa...
Analog Electronics (Part 1) : Placement Course II -
himanshuagarwa...
Basic Electrical Science: Placement Course I -
himanshuagarwa...
Master Analog Electronics: Challenging Question Series -
himanshuagarwa...
Analog Electronics Essentials: GATE PYQs -
himanshuagarwa...
______________
Purchase the membership to have the access of 4 Courses altogether -
himanshuagarwa...
--------------------------------------------------------------------------------------------------------------
Tags -
#Analog #NXP #TI #Intel #Qualcomm #AnalogDesign #VLSI #AnalogVLSI #Placements #Micron #Intern #Internship #Unacademy #Gate

[@HimanshuAgarwal_]

Watch Anish taking my Mock Interview - czcams.com/video/MdwLuhIkIYc/video.html
Book Your mock Interview - topmate.io/himanshu_agarwal

[@pawanpangapawan3341]

Couldn't reach through this link

[@HimanshuAgarwal_]

@@pawanpangapawan3341 Will work now

[@SAGARsince-in7ek]

22.10 in Phase Plot the slope will remain constant till 5/RC and not till 1/RC and then the slope will be +45 till 10/RC ...and then zero slope till infinity.

[@IcRDlayout]

Much appreciated sir 😊🫡
Wonderful questions,i like it 😊

[@SAGARsince-in7ek]

this is very helpful! please give more intuitive videos like this!

[@champadas2301]

👍👍well done Anish ❤❤

[@ebadurrahmankhan9033]

Mock interview is benifitial to all

[@TheBhushan414]

Hi
It was good interview. questions are good and thanks for posting it in CZcams.
At time stamp 46:05 really the gain at that node is 0 ? because you have current mirror load is there, if resistor or pmos load is present then that explanation is correct. But here we have current mirror. You can correct me if am wrong. Also procedure for calculating rout seems odd to me but answer is correct. while calculating left side nmos and pmos were not involved. In Razavi (second editionDesign of Analog CMOS Integrated Circuits by Behzad Razavi ) page numbers 152, 153, 154 have simple explanation of Rout calculation.
Please correct me if I am wrong.

[@arjunnair6202]

For the MOSFET Source output question, the output would only be Vdd-Vth, if the Resistance R is strong enough to create a feedback such that Vo/Vi transfer function is a straight line, right? Otherwise |VGS| of the device would be higher than Vth, right?

[@ankitdogra9544]

where is your method to solve the thevenin prob ? can you share video link ??
🙏🙏🙏

[@amazonindia9264]

bring Soumya Kanta Rana mock interview in the next video please bro

[@HimanshuAgarwal_]

I can't interview him ! He is a living legend 🌟

[@amanruke3961]

👍🏻👍🏻👍🏻👍🏻👍🏻

[@dhawan177]

Bhaiya signal system ki gate ki Playlist suggest Kar do ankur Sharma sir ki nahi h available ab

[@HimanshuAgarwal_]

czcams.com/play/PLs5_Rtf2P2r6jyxFcmGrQgXLAxlEx4IoM.html&si=Fmi8SEjylrj_twUJ

[@amazonindia9264]

Awesome

[@MhdAliAlashkar]

أحسنتم حياكم الله

[@user-bc7nl7hp3n]

Why this interview havent covered bjt topics

[@user-tf1ef3cc5e]

bjt is outdated technology...mosfet is most usefull